A novel superconducting device based on voltage controlled critical current suppression has been demonstrated, with the capability of being employed as a superconducting three terminal gate-assisted transistor: the EF-Tron. In this work, we explore the potential of the EF-Tron for building superconducting logic elements. We have developed a continuous Verilog-A model and performed SPICE simulations of different logical circuits, including examples of combinatorial, sequential circuits, and ring oscillator. The simulation results will provide guidance for device design, manufacturing, and experimental testing. The obtained results and developed circuits can be used as logical building blocks for an Arithmetic-Logic Unit (ALU) and further scaled to more complex digital designs

Lupo, F.V., Margineda, D., Puglia, C., De Simoni, G., Macaluso, R., Giazotto, F., et al. (2024). Digital Logic Based on Superconducting Gate-Controlled Transistors. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 34(3) [10.1109/TASC.2024.3355327].

Digital Logic Based on Superconducting Gate-Controlled Transistors

Lupo, Federico Vittorio
;
Macaluso, Roberto;
2024-05-01

Abstract

A novel superconducting device based on voltage controlled critical current suppression has been demonstrated, with the capability of being employed as a superconducting three terminal gate-assisted transistor: the EF-Tron. In this work, we explore the potential of the EF-Tron for building superconducting logic elements. We have developed a continuous Verilog-A model and performed SPICE simulations of different logical circuits, including examples of combinatorial, sequential circuits, and ring oscillator. The simulation results will provide guidance for device design, manufacturing, and experimental testing. The obtained results and developed circuits can be used as logical building blocks for an Arithmetic-Logic Unit (ALU) and further scaled to more complex digital designs
mag-2024
Lupo, F.V., Margineda, D., Puglia, C., De Simoni, G., Macaluso, R., Giazotto, F., et al. (2024). Digital Logic Based on Superconducting Gate-Controlled Transistors. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 34(3) [10.1109/TASC.2024.3355327].
File in questo prodotto:
File Dimensione Formato  
IEEE Trans Appl Superconductivity - 34 - 1300405 (2024).pdf

Solo gestori archvio

Tipologia: Versione Editoriale
Dimensione 1.85 MB
Formato Adobe PDF
1.85 MB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10447/623559
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact