In this paper, a low-power design method for MCML based ring oscillators is presented. The proposed method takes into account the parasitic capacitances of the MOS transistors. To validate it, some ring oscillators with different oscillation frequencies were designed in a 0.18 mum CMOS technology. SPICE simulations demonstrate the effectiveness of the design method
CARUSO G, MACCHIARELLA A (2007). A Design Methodology for Low-Power MCML Ring Oscillators. In 18th European Conference on Circuit Theory and Design (pp.675-678) [10.1109/ECCTD.2007.4529686].
A Design Methodology for Low-Power MCML Ring Oscillators
CARUSO, Giuseppe;
2007-01-01
Abstract
In this paper, a low-power design method for MCML based ring oscillators is presented. The proposed method takes into account the parasitic capacitances of the MOS transistors. To validate it, some ring oscillators with different oscillation frequencies were designed in a 0.18 mum CMOS technology. SPICE simulations demonstrate the effectiveness of the design method
File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
A Design.pdf
Solo gestori archvio
Dimensione
194.18 kB
Formato
Adobe PDF
|
194.18 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
