The new generation of wireless devices herald the development of products for integrated portable image and video communication requiring to image and video applications high computing performance. Portable MultiMedia Supercomputers (PMMS), a new class of architectures, allow to combine high computational performance, needed by multimedia applications, and a big energy efficiency, needed by portable devices. Among PMMS, the SIMPil (SIMD processor pixel) architecture satisfies the above requirements, especially with video and digital images processing tasks. In this paper we exploit the SIMPil computation and throughput efficiency to implement the whole Image Processing Chain of a Digital Still Camera device. The implemented chain covers the whole image pipeline: from the Bayer pattern image processing to the JPEG image compression. SIMPil performance has been evaluated using an instruction level simulator. To prove the effectiveness of the proposed approach, processing and compression results have been compared with the Texas Instruments Inc. TMS320C549 DSP one.

GENTILE A, VITABILE S, L VERDOSCIA, F SORBELLO (2005). Image Processing Chain For Digital Still Cameras Based On The Simpil Architecture. In Proceedings of the 2005 International Conference on Parallel Processing Workshops (pp.215-224) [10.1109/ICPPW.2005.41].

Image Processing Chain For Digital Still Cameras Based On The Simpil Architecture

GENTILE, Antonio;VITABILE, Salvatore;SORBELLO, Filippo;
2005-01-01

Abstract

The new generation of wireless devices herald the development of products for integrated portable image and video communication requiring to image and video applications high computing performance. Portable MultiMedia Supercomputers (PMMS), a new class of architectures, allow to combine high computational performance, needed by multimedia applications, and a big energy efficiency, needed by portable devices. Among PMMS, the SIMPil (SIMD processor pixel) architecture satisfies the above requirements, especially with video and digital images processing tasks. In this paper we exploit the SIMPil computation and throughput efficiency to implement the whole Image Processing Chain of a Digital Still Camera device. The implemented chain covers the whole image pipeline: from the Bayer pattern image processing to the JPEG image compression. SIMPil performance has been evaluated using an instruction level simulator. To prove the effectiveness of the proposed approach, processing and compression results have been compared with the Texas Instruments Inc. TMS320C549 DSP one.
International Conference on Parallel Processing Workshops
Oslo (Norway)
14-17 june 2005
2005
10
IEEE Computer Society Press
GENTILE A, VITABILE S, L VERDOSCIA, F SORBELLO (2005). Image Processing Chain For Digital Still Cameras Based On The Simpil Architecture. In Proceedings of the 2005 International Conference on Parallel Processing Workshops (pp.215-224) [10.1109/ICPPW.2005.41].
Proceedings (atti dei congressi)
GENTILE A; VITABILE S; L VERDOSCIA; F SORBELLO
File in questo prodotto:
File Dimensione Formato  
01488698.pdf

Solo gestori archvio

Dimensione 160.04 kB
Formato Adobe PDF
160.04 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10447/23924
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 11
  • ???jsp.display-item.citation.isi??? 8
social impact